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Analysis and Criterion for Inherent Balance Capability 
in Modular Multilevel DC-AC-DC Converters 
 
Xin Xiang, Member, IEEE, Yang Qiao, Yunjie Gu, Member, IEEE, Xiaotian Zhang, Member, IEEE, 
Timothy C. Green, Fellow, IEEE 
 
Abstract-Modular multilevel dc-ac-dc converters (MMDAC) 
have emerged recently for high step-ratio connections in medium 
voltage distribution systems. Extended phase-shift modulation has 
been proposed and was found to create the opportunity for 
inherent balance of SM capacitor voltages. This letter presents 
fundamental analysis leading to clear criterion for the inherent 
balance capability in MMDAC. A sufficient and necessary 
condition, with associated assumptions, to guarantee this 
capability is established. Using the mathematics of circulant 
matrices, this condition is simplified to a co-prime criterion which 
gives rise to practical guidance for the design of an MMDAC. 
Experiments on down-scaled prototypes and simulations on full-
scale examples both provide verification of the analysis and 
criterion for the inherent balance capability of MMDAC. 
 
Index Terms- Inherent voltage balance, modular multilevel dc-
ac-dc converters, circulant matrix, MVDC, LVDC 
 
I. INTRODUCTION 
 
The rapid development of high voltage dc (HVDC) 
transmission and the promising prospect of low voltage dc 
(LVDC) distribution, as a means to integrate distributed 
renewable energy and electric vehicles, together provide an 
impetus to consider bridging the two with medium voltage dc 
(MVDC) interconnections [1], [2]. Such MVDC could provide 
controllable and flexible configurations to address growing 
power demand in urban areas and optimize operation of the 
distribution networks of the future within a smart grid [3]–[5]. 
An MVDC distribution system will need a new power 
electronic interface to connect the MVDC and LVDC networks 
[5]–[7]. Modular multilevel dc-ac-dc converters (MMDAC) 
based on dual-active-bridge (DAB) or LLC structure have 
emerged recently [8]–[11] as promising solutions for this 
application. On the MVDC side, they utilize sub-module (SM) 
stacks of the modular multilevel converter (MMC) structure to 
support the medium voltage stress with high modularity and 
high reliability. A single transformer is used in the internal ac 
stage to facilitate high step-ratio conversion, in contrast to other 
modular DAB and LLC converters with multiple transformers 
and associated insulation challenges [6], [12], [13]. The LVDC  
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side of MMDAC has the structure of classic DAB or LLC 
circuit and therefore retains the benefits of soft-switching 
operation leading to good efficiency. 
Noting that the number of SMs in each stack of MMDAC is 
much less than that in a classic MMC for HVDC applications 
[14], an extended phase-shift modulation scheme [8], [15] was 
developed for MMDAC and was found to feature inherent 
balance of their SM capacitor voltages for some operating 
cases. Inherent balance is important for MMDAC because it can 
reduce the complexity of the complete control algorithm and 
thus ease the requirements placed on the controller hardware. It 
obviates the large computational burden of the real-time sorting 
and rotation needed in conventional MMC modulation schemes 
[14], which is usually conducted on expensive Field 
Programmable Gate Arrays (FPGAs), and it also avoids high 
speed communication between the controller and the SM. 
Further, the inherent balance capability allows the converter to 
revert to working in open-loop, with SM voltage balance 
maintained, if a sensor or feedback loop fails, and this increases 
the system reliability of MMDAC. Lastly, it can also benefit the 
hardware design since the switching frequency, voltage stress 
and current stress are equal for all SMs and tighter SM design 
limits can be specified, which could reduce the overall cost of 
the SM switches, SM capacitors and SM heat sink in MMDAC. 
However, these benefits of inherent balance in MMDAC are 
comprised because its existence had only been demonstrated in 
some particular operating cases of specific MMDAC topologies  
[8], [11], [15] and was known to be absent in other cases [9], 
[16]. The mechanism and criterion for inherent balance have not 
been not fully understood and only empirical rules of thumb  
were given in [16]. This letter reformulates switching sequence 
of the phase-shift modulation [8], [15] as a circulant matrix to 
capture its feature of cyclically linking the state of the last SM 
in the stack back to the first. Based on this formulation, a 
sufficient and necessary condition, with associated assumptions, 
for inherent balance capability in MMDAC is established. 
Using the mathematics of circulant matrices [17]–[19], this 
condition is simplified to a co-prime criterion which gives rise 
to practical guidance for the design of an MMDAC. Based on 
these new discoveries, the phase-shift modulation is renamed 
circulant modulation in this letter to highlight its linkage with 
circulant matrices. A set of experiments and simulations verifies 
the analysis and criterion for the inherent balance capability. 
 
II. INHERENT BALANCE CAPABILITY 
 
The schematic of the DAB-based MMDAC is shown in 
Fig.1. The MVDC side contains two stacks of half-bridge SMs, 
and each stack comprises 𝑛 SMs. Together they form a single-
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phase MMC arrangement with arm inductors 𝐿𝑇  and 𝐿𝐵 . The 
connection points for SM stacks and arm inductors are named 
as 𝐴 for the top arm and 𝐵 for the bottom. The primary winding 
𝑁1  and magnetizing inductor 𝐿𝑀  of the internal transformer 
(𝑟𝑇 = 𝑁1/𝑁2) is connected between the phase midpoint 𝐶 and a 
neutral point 𝐷 created by two dc link capacitors 𝐶𝑀𝑇 and 𝐶𝑀𝐵. 
The average voltages on these two capacitors are assumed to be 
equal at 𝑉𝑀. On the LVDC side, a full-bridge circuit connects 
the transformer secondary winding 𝑁2 to a smoothing capacitor 
𝐶𝐿  on the LVDC link. The topology of the LLC-based of 
MMDAC is almost the same but with an extra resonant 
capacitor 𝐶𝑟  between the phase midpoint and transformer 
primary winding, as shown by the dashed connection in Fig. 1. 
 
Fig. 1. Schematics of the DAB-based or LLC-based of MMDAC. 
 
 
Fig. 2. Circulant modulation scheme for MMDAC (For each SM, red period 
means its capacitor bypassed, black period means its capacitor inserted). 
 
For the DAB-based MMDAC, the top and bottom stacks 
generate a pair of complimentary square-wave voltages 𝑣𝑆𝑇𝑇 
and 𝑣𝑆𝑇𝐵, leading to identical low square-wave voltages 𝑣𝐴𝐷 and 
𝑣𝐵𝐷 across the internal ac-stage passive network. The voltage 
𝑣𝐶𝐷 imposed by the LVDC link 𝑉𝐿 and set by the LVDC side 
full-bridge inverter has a phase shift angle 𝜑 with respect to 𝑣𝐴𝐷 
and 𝑣𝐵𝐷. The angle 𝜑 is used to control the current flow between 
MVDC and LVDC links as in the classic DAB converter, and 
the arm inductors 𝐿𝑇 and 𝐿𝐵 form a parallel connection and play 
the equivalent role as the phase-shift inductor in classic DAB 
converter [13]. For the LLC-based MMDAC, the top and 
bottom stacks also need to generate a pair of complimentary 
square-wave voltages and create identical low square-wave 
voltages 𝑣𝐴𝐷 and 𝑣𝐵𝐷 to excite the resonance between the arm 
inductor, magnetizing inductor, and resonant capacitor, which 
constitutes the resonant tank as in the classic LLC converter. 
By switching either 𝑚  or 𝑛  SM capacitors into the circuit 
(1 ≤ 𝑚 < 𝑛) for equal time durations, a SM stack can readily 
generate a square-wave voltage. Taking the top stack as the 
example, the positive stage is defined as 𝑚 SMs switched in 
(the remainder, 𝑛 − 𝑚, SMs are bypassed) for a period denoted 
as 𝑇𝑃. In this state, the top stack voltage 𝑣𝑆𝑇𝑇 is smaller than 𝑉𝑀 
and 𝑣𝐴𝐷 is positive. The negative stage is defined as all, i.e., 𝑛 
SMs switched in and its time period is set equal to the positive 
stage (𝑇𝑁 = 𝑇𝑃). In this state, the top stack voltage 𝑣𝑆𝑇𝑇 is larger 
than 𝑉𝑀 and 𝑣𝐴𝐷 is negative. With the circulant modulation [8], 
[15], the driving signal for each SM has a time shift of 𝑇𝑃 + 𝑇𝑁 
with respect to the previous one and the signal of the last SM is 
the reference for the first. Each SM capacitor is inserted into 
and bypassed from the circuit in a preset circular sequence, and 
the SM output voltages, 𝑣𝑆𝑀𝑇𝑗 (𝑗 = 1,2,⋯ , 𝑛), forms a sequence of 
voltage pulses with a circular shift of 𝑇𝑃 + 𝑇𝑁, shown in Fig. 2.  
Considering the voltage loop of the top arm during the first 
positive stage 𝑇𝑃1 yields (1), and the equivalent circuit is shown 
in Fig. 3(a).               
𝑣𝐶𝑀𝑇 − 𝑣𝑆𝑇𝑇 = 𝑣𝐶𝑀𝑇 −∑𝑣𝑆𝑀𝑇𝑗
𝑛
𝑗=1
= 𝑣𝐶𝑀𝑇 − 𝑺𝑷𝟏𝑻 ∙ 𝒗𝑪𝑻
𝑻 = 𝑣𝐴𝐷      (1) 
where 𝑣𝐶𝑀𝑇, 𝑣𝑆𝑇𝑇, and 𝑣𝐴𝐷 are the instantaneous voltages for top 
link capacitor, top SM stack and internal ac-stage passive 
network. For the DAC-based MMDAC, 𝑣𝐴𝐷 = 𝑣𝐿𝑇 + 𝑣𝐿𝑀. For the 
LLC-based MMDAC, 𝑣𝐴𝐷 = 𝑣𝐿𝑇 + 𝑣𝐶𝑟 + 𝑣𝐿𝑀 . 𝒗𝑪𝑻 = [𝑣𝐶𝑇1 𝑣𝐶𝑇2 
⋯ 𝑣𝐶𝑇𝑛] , which is a 𝑛  dimensional voltage vector for each 
instantaneous SM capacitor voltage.  𝑺𝑷𝟏𝑻 =
[
1 1 ⋯ 1 1⏞          
𝑚
0 0 ⋯ 0 0⏞          
𝑛−𝑚
] , which is a 𝑛  dimensional 
switching vector to indicate the on or off (1 or 0) state of each 
SM in top stack for 𝑇𝑃1. In other words, during the first positive 
stage, 𝑚  capacitors from 𝑆𝑀𝑇1  to 𝑆𝑀𝑇𝑚  are inserted into the 
circuit while the remaining 𝑛 −𝑚 capacitors from 𝑆𝑀𝑇(𝑚+1) to 
𝑆𝑀𝑇𝑛 are bypassed. 
The relationship in the following negative stage 𝑇𝑁1 is shown 
in (2), where 𝑺𝑵𝟏𝑻 = [1 1 ⋯ 1 1⏞          
𝑛
]. All 𝑛 SM capacitors are 
inserted, and the equivalent circuit is given in Fig. 3(b).             
𝑣𝐶𝑀𝑇 − 𝑺𝑵𝟏𝑻 ∙ 𝒗𝑪𝑻
𝑻 = 𝑣𝐴𝐷                                       (2) 
The second positive stage, 𝑇𝑃2, can still be expressed by (1) 
but with the switching vector 𝑺𝑷𝟐𝑻 replacing 𝑺𝑷𝟏𝑻. The vector 
𝑺𝑷𝟐𝑻 for 𝑇𝑃2 is generated from 𝑺𝑷𝟏𝑻 with a circular shift of all the 
elements such that the state (1 or 0) of 𝑆𝑀𝑇1 is moved to 𝑆𝑀𝑇2 
and so on plus the state of 𝑆𝑀𝑇𝑛 is moved to 𝑆𝑀𝑇1, i.e., 𝑺𝑷𝟐𝑻 = 
[
0 1 ⋯ 1 1⏞          
𝑚
1 0 ⋯ 0 0⏞          
𝑛−𝑚
]. There are still 𝑚 capacitors 
inserted in 𝑇𝑃2  but they are now 𝑆𝑀𝑇2  to 𝑆𝑀𝑇(𝑚+1) . The 
remaining 𝑛 − 𝑚  capacitors from 𝑆𝑀𝑇(𝑚+2)  to 𝑆𝑀𝑇𝑛  plus 
𝑆𝑀𝑇1  are bypassed. The following negative stage, 𝑇𝑁2 , is still 
described by (2) since all the SM capacitors are inserted again. 
The equivalent circuits for 𝑇𝑃2 and 𝑇𝑁2 are shown in Fig. 3(c) 
and Fig. 3(d) respectively.              
This pattern continues such that the switching vector for 𝑛th 
positive stage, 𝑇𝑃𝑛 (the last positive stage), is written as 𝑺𝑷𝒏𝑻 = 
L
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                   (a)                                       (b)                                       (c)                                       (d)                                       (c)                                       (d) 
Fig. 3. Equivalent circuits of the voltage loop of the top arm from 𝑇𝑃1 to 𝑇𝑁𝑛 within one circulant cycle. (a) During 𝑇𝑃1. (b) During 𝑇𝑁1. (c) During 𝑇𝑃2. (d) During 
𝑇𝑁2. (e) During 𝑇𝑃𝑛. (f) During 𝑇𝑁𝑛. (For each SM, red dashed box means its capacitor bypassed, black bold box means its capacitor inserted). 
 
[
1 1 ⋯ 1 0⏞          
𝑚
0 0 ⋯ 0 1⏞          
𝑛−𝑚
]  for the voltage relationship 
in (1). This means 𝑚  capacitors from 𝑆𝑀𝑇1  to 𝑆𝑀𝑇(𝑚−1)  plus 
𝑆𝑀𝑇𝑛  are inserted into the circuit while the remaining 𝑛 −𝑚 
capacitors from  𝑆𝑀𝑇𝑚  to 𝑆𝑀𝑇(𝑛−1)  are bypassed. The 
corresponding equivalent circuit is given in Fig. 3(e). After the 
following negative stage 𝑇𝑁𝑛, shown in Fig. 3(f), which is still 
expressed by (2), the top stack operation returns to 𝑇𝑃1 and the 
switching vector goes back to 𝑺𝑷𝟏𝑻 for the relationship in (1). 
A positive stage and the following common negative stage 
constitute one base cycle, 𝑇𝐵𝐶 , and 𝑇𝐵𝐶 = 𝑇𝑃 + 𝑇𝑁 . This is the 
operation cycle for dc link capacitor and internal ac-stage 
passive network. A full set of the base cycles taken together 
constitutes one circulant cycle, 𝑇𝐶𝐶, and 𝑇𝐶𝐶 = 𝑛𝑇𝐵𝐶. This is the 
operation cycle for all the SM capacitors. The switching cycle 
𝑇𝑆𝐶 for all the SM switches is equal to 
𝑛
𝑛−𝑚
𝑇𝐵𝐶, and this means 
the SM switching frequency is lower than the internal ac-stage 
fundamental frequency for all the operation cases. 
In steady-state operation, the integral of 𝑣𝐴𝐷 over a base cycle 
is 0 for both DAB-based and LLC-based MMDAC. Combining 
(1) and (2) for a base cycle integral yields, the average values 
of each individual SM capacitor voltage as shown in (3).  
𝑺𝑷𝟏𝑻 ∙ ?̅?𝑷𝟏𝑪𝑻
𝑻 + 𝑺𝑵𝟏𝑻 ∙ ?̅?𝑵𝟏𝑪𝑻
𝑻 = 2𝑉𝑀                             (3)                          
where ?̅?𝑷𝟏𝑪𝑻 = [?̅?𝑃1𝐶𝑇1 ?̅?𝑃1𝐶𝑇2 ⋯ ?̅?𝑃1𝐶𝑇𝑛] and ?̅?𝑵𝟏𝑪𝑻 = [?̅?𝑁1𝐶𝑇1 
?̅?𝑁1𝐶𝑇2 ⋯ ?̅?𝑁1𝐶𝑇𝑛], which are voltage vectors for the average 
value of each instantaneous SM capacitor voltage for 𝑇𝑃1 and 
𝑇𝑁1. Noting that the average voltage difference for each SM 
capacitor between the short positive stage and negative stage is 
very small and that the difference in average value between base 
cycles within one circulant cycle is negligible compared to the 
medium voltage 2𝑉𝑀, equation (3) can be written as (4). 
𝑺𝑷𝟏𝑻 ∙ ?̅?𝑷𝟏𝑪𝑻
𝑻 + 𝑺𝑵𝟏𝑻 ∙ ?̅?𝑵𝟏𝑪𝑻
𝑻  
≈ 𝑺𝑷𝟏𝑻 ∙ ?̅?𝟏𝑪𝑻
𝑻 + 𝑺𝑵𝟏𝑻 ∙ ?̅?𝟏𝑪𝑻
𝑻 ≈ 𝑺𝑷𝟏𝑻 ∙ ?̅?𝑪𝑻
𝑻 + 𝑺𝑵𝟏𝑻 ∙ ?̅?𝑪𝑻
𝑻 = 2𝑉𝑀             (4) 
where ?̅?𝟏𝑪𝑻 = [?̅?1𝐶𝑇1 ?̅?1𝐶𝑇2 ⋯ ?̅?1𝐶𝑇𝑛] and ?̅?𝑪𝑻 = [?̅?𝐶𝑇1 ?̅?𝐶𝑇2 ⋯ 
⋯ ?̅?𝐶𝑇𝑛], which are voltage vectors for the average value of 
each instantaneous SM capacitor voltage for one 𝑇𝐵𝐶 and 𝑇𝐶𝐶. 
The circulant cycle 𝑇𝐶𝐶  is the voltage cycle for all SM 
capacitors, and so each of ?̅?𝐶𝑇1 , ?̅?𝐶𝑇2 ,  ⋯ , ?̅?𝐶𝑇𝑛  should be a 
constant (but not necessarily equal) in steady-state operation 
and their sum is designated as 𝑉𝐶𝑇𝑆 (𝑉𝐶𝑇𝑆 = 𝑺𝑵𝟏𝑻 ∙ ?̅?𝑪𝑻
𝑻 ). 
Considering all the base cycles in relationship (4), the 
individual equations can be combined and expressed in (5).   
𝑺𝑷𝑻 ∙ ?̅?𝑪𝑻
𝑻 = [
𝑺𝑷𝟏𝑻
𝑺𝑷𝟐𝑻
⋮
𝑺𝑷𝒏𝑻
] ∙ [
?̅?𝐶𝑇1
?̅?𝐶𝑇2
⋮
?̅?𝐶𝑇𝑛
] 
=
[
 
 
 
 1 1 ⋯ 1 1⏞          
𝑚
0 0 ⋯ 0 0⏞          
𝑛−𝑚
0 1 ⋯ 1 1 1 0 ⋯ 0 0
⋮ ⋮
1 1 ⋯ 1 0 0 0 ⋯ 0 1]
 
 
 
 
∙ [
?̅?𝐶𝑇1
?̅?𝐶𝑇2
⋮
?̅?𝐶𝑇𝑛
] = [
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
⋮
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
]   (5) 
Since 𝑺𝑷𝑻  is a 𝑛 × 𝑛  matrix, the sufficient and necessary 
condition for a unique solution of 𝑛 dimensional vector ?̅?𝑪𝑻 in  
(5) is that the determinant of 𝑺𝑷𝑻 is not 0 [17], as written in (6). 
𝑑𝑒𝑡(𝑺𝑷𝑻) ≠ 0                                                   (6) 
With this condition established, all the elements in voltage 
vector ?̅?𝑪𝑻 are linearly independent in (5) which guarantees a 
unique solution for each of them. Furthermore, analyzing each 
switching vector, 𝑺𝑷𝟏𝑻, 𝑺𝑷𝟐𝑻, ⋯, 𝑺𝑷𝒏𝑻  in matrix 𝑺𝑷𝑻, it is found 
that 𝑺𝑷𝑻 is a circulant matrix [18], which means each element of 
voltage vector ?̅?𝑪𝑻 plays equivalent role in (5) when ?̅?𝑪𝑻 has a 
unique solution. Therefore, so long as the voltage vector ?̅?𝑪𝑻 has 
a unique solution, each element will have an equal value, as 
shown in (7). 
?̅?𝐶𝑇1 = ?̅?𝐶𝑇2 = ⋯ = ?̅?𝐶𝑇𝑛 =
2𝑉𝑀
𝑚+ 𝑛
                                (7) 
In other words, the sufficient and necessary condition for 
inherent balance of the average voltages of all SM capacitors in 
steady-state operation of MMDAC is that the determinant of its 
switching matrix 𝑺𝑷𝑻  is not 0. This guarantees that the 
modulation has a complete rotation for all the SMs within one 
circulant cycle and therefore energy is fully circulated and 
shared among all the SM capacitors such that their average 
voltages are inherently balanced at the value given by (7). In 
contrast, if 𝑑𝑒𝑡(𝑺𝑷𝑻) = 0, there exist linearly dependent elements 
in ?̅?𝑪𝑻 and its solution is therefore not unique. This implies that 
the rotation is not complete and there exists redundant and 
ineffective rotation within one circulant cycle for SMs. Energy 
is only effectively circulated among subsets of SM capacitors, 
and so SM capacitor voltages will not be inherently balanced.  
It is worth noting that this condition cannot guarantee equal 
ripple voltage for all the SMs within one circulant cycle because 
that depends also on individual values of the SM capacitances. 
 
III. SIMPLIFIED CRITERION FOR PRACTICAL DESIGN  
  
The condition in (6) ensures the inherent balance capability 
in steady-state operation of MMDAC, but the matrix 𝑺𝑷𝑻  is 
complex because the SM number in positive stage and negative 
stage can both be chosen flexibly (1 ≤ 𝑚 < 𝑛) to create various 
step-ratios. The determinant of their consequent switching 
matrix is not straightforward enough to serve as a clear criterion 
for practical design and operation.  
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Since 𝑺𝑷𝑻 is a 𝑛 × 𝑛 circulant matrix, its determinant can be 
written as (8) using the circulant matrix theory [18], [19].  
𝑑𝑒𝑡(𝑺𝑷𝑻) =∏(1 + 1 ∙ 𝜔𝑘 +⋯+ 1 ∙ 𝜔𝑘
𝑚−1
𝒏−𝟏
𝒌=𝟎
 
+0 ∙ 𝜔𝑘
𝑚 + 0 ∙ 𝜔𝑘
𝑚+1 +⋯+ 0 ∙ 𝜔𝑘
𝑛−1)                                                    (8)                   
where 𝜔𝑘 = 𝑒
𝑖2𝜋∙
𝑘
𝑛, 𝑘 = 0, 1,⋯ , 𝑛 − 1, which are the 𝑛th roots of 
unity (𝜔𝑘
𝑛 = 1) and 𝑖 is the imaginary unit. Then, the expression 
(8) is simplified and expressed as (9). 
𝑑𝑒𝑡(𝑺𝑷𝑻) =∏(1 +𝜔𝑘 + 𝜔𝑘
2 +⋯+𝜔𝑘
𝑚−1)
𝒏−𝟏
𝒌=𝟎
=∏
1−𝜔𝑘
𝑚
1 − 𝜔𝑘
𝒏−𝟏
𝒌=𝟏
∙ 𝑚 
=∏
1− 𝑒𝑖2𝜋∙
𝑚𝑘
𝑛
1 − 𝑒𝑖2𝜋∙
𝑘
𝑛
∙ 𝑚 =∏
𝑒𝑖2𝜋 − 𝑒𝑖2𝜋∙
𝑚𝑘
𝑛
𝑒𝑖2𝜋 − 𝑒𝑖2𝜋∙
𝑘
𝑛
∙ 𝑚                                      (9)
𝒏−𝟏
𝒌=𝟏
 
𝒏−𝟏
𝒌=𝟏
 
The value of 
𝑚𝑘
𝑛
 cannot be an integer if the values of 𝑚 and 𝑛 
are co-prime (i.e., their only common factor is 1) since 𝑘 is an 
integer from 1 to 𝑛 − 1 in the last product expression of (9) and 
thus the value of 𝑑𝑒𝑡(𝑺𝑷𝑻) cannot equal 0. If, on the other hand, 
𝑚 and 𝑛 have a common factor other than 1, i.e., they are not 
co-prime, there always exists a value of 𝑘 between 1 and 𝑛 − 1 
which makes 
𝑚𝑘
𝑛
 become an integer and therefore 𝑑𝑒𝑡(𝑺𝑷𝑻) will 
equal 0. It follows that the sufficient and necessary condition (6) 
for inherent balance capability has been simplified to 𝑚 and 𝑛 
being co-prime. In other words, so long as the number of SMs 
switched into positive stage and the number of SMs switched 
into negative stage are co-prime, the average voltages of all SM 
capacitor are inherently balanced in steady-state operation. In 
contrast, if the SM numbers for positive stage and negative 
stage have a common factor other than 1, the converter will lose 
this capability. This criterion of 𝑚  and 𝑛  being co-prime is 
much clearer and simper than the matrix condition (6) and 
provides more practical guidance for designing the circuit and 
modulation of an MMDAC. 
As an example, if 𝑚 = 3 and 𝑛 = 4, the relationships of the 
average SM capacitor voltages are written in (10). 
[
1 1 1 0
0 1 1 1
1 0 1 1
1 1 0 1
] ∙ [
?̅?𝐶𝑇1
?̅?𝐶𝑇2
?̅?𝐶𝑇3
?̅?𝐶𝑇𝑛
] = [
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
]                    (10) 
Since 𝑚  and 𝑛  are co-prime, the determinant of this 
switching matrix is not 0. All the average SM capacitor voltages 
are linearly independent, and they are inherently balanced at the 
value in (11) derived from (10).  
?̅?𝐶𝑇1 = ?̅?𝐶𝑇2 = ?̅?𝐶𝑇3 = ?̅?𝐶𝑇4 =
2
7
𝑉𝑀                           (11) 
As a contrasting example, with 𝑚 = 2 and 𝑛 = 4, the voltage 
relationships are given in (12).  
[
1 1 0 0
0 1 1 0
0 0 1 1
1 0 0 1
] ∙ [
?̅?𝐶𝑇1
?̅?𝐶𝑇2
?̅?𝐶𝑇3
?̅?𝐶𝑇𝑛
] = [
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
2𝑉𝑀 − 𝑉𝐶𝑇𝑆
]                      (12)  
Because 𝑚  and 𝑛  have the common factor of 2, the 
determinant of this switching matrix is 0 and linearly dependent 
elements exist. The solution obtained from (12) is not unique 
for ?̅?𝐶𝑇1, ?̅?𝐶𝑇2, ?̅?𝐶𝑇3, ?̅?𝐶𝑇4, as shown in (13), where 𝐾 can be an 
arbitrary constant between 0 and 
2
3
𝑉𝑀 and the solution that will 
exist in practice depends on the initial state of the circuit. 
Although there might exist a very specific initial state for the 
circuit that leads to 𝐾 =
1
3
𝑉𝑀  and ?̅?𝐶𝑇1 = ?̅?𝐶𝑇2 = ?̅?𝐶𝑇3 = ?̅?𝐶𝑇4 =
1
3
𝑉𝑀, the converter in this operating case still needs to be seen as 
lacking inherent balance capability because it cannot rely, in 
general, on that specific initial state for the voltage balance of 
SM capacitors existing. 
{
?̅?𝐶𝑇1 = ?̅?𝐶𝑇3 = 𝐾
?̅?𝐶𝑇2 = ?̅?𝐶𝑇4 =
2
3
𝑉𝑀 −𝐾
                                      (13) 
 
IV. DOWN-SCALED EXPERIMENTAL VERIFICATION  
 
To validate the theoretical analysis, a down-scaled prototype 
of a DAB-based MMDAC was built first with the parameters 
listed in Table I. The ac-stage frequency is set at 3 kHz in this 
down-scaled prototype with consideration of the practical 
applications of MMDAC for high-power medium-voltage 
conversion [9], [20]. The SM capacitances have 10% variation 
from the nominal value due to the manufacturing tolerances. 
TABLE I.  
DOWN-SCALED EXPERIMENTAL PARAMETERS 
Parameter Description Value 
𝑃 Power Range  0–±500 W 
2𝑉𝑀 Medium-side Terminal Voltage 700 V 
𝑉𝐿 Minimum Low-side Terminal Voltage 20 V 
𝐶𝑆𝑀𝑇  𝐶𝑆𝑀𝐵 DC Link Capacitance 550 µF 
𝐿𝑇 𝐿𝐵 Arm Inductance 7.47 mH 
𝐿𝑚 Magnetizing Inductance 460 mH 
𝑟𝑇 Transformer Turns-ratio 55:22 
𝑓𝐵𝐶 Base Frequency, AC-stage Frequency   3 kHz 
𝑛 SM Number per stack 4 
𝐶𝑆𝑀𝑗  SM Capacitance 
50 µF with 10% 
variation 
𝑆 Power Switches  FF225R12ME4 
 
Experimental results for operation with 𝑚 = 3 and 𝑛 = 4 are 
recorded in Fig. 4. The SM output voltages in Fig. 4(a) show 
that one SM is bypassed in each positive stage and each SM is 
bypassed for one positive stage in each circulant cycle. The 
SMs are inserted into and bypassed from the circuit in a preset 
circular sequence and the switching frequency 𝑓𝑆𝐶 of all SMs is 
equal to a quarter of the base frequency 𝑓𝐵𝐶 for internal ac stage. 
This circular shift switching sequence generates the top stack 
voltage in Fig. 4(b), and the complimentary voltage from 
bottom stack as also presented. The transformer voltage 𝑣𝑇𝑅𝑆, 
shown in Fig. 4(c), is set an angle 𝜑 against the stack voltages 
to control the current as in the classic DAB. Because 𝑚 and 𝑛 
are co-prime in this case, the average SM capacitor voltages 
should be inherently balanced. Here, they are within 2% of 100 
V in Fig. 4(d), which is the value predicted from the theoretical 
analysis in (11). It is worth noting that the low-side terminal 
voltage and the angle 𝜑 can both be freely varied to adjust the 
power as in the classic DAB circuit and they are not constrained 
by the modulation pattern providing inherent balance. 
Experimental results for operation with 𝑚 = 2 and 𝑛 = 4 are 
shown in Fig. 5. It can be seen in Fig. 5(a) that two SMs are 
bypassed in each positive stage and each SM is bypassed for 
two positive stages in each circulant cycle. The generated stack 
voltages in Fig. 5(b) still work at angle 𝜑 with respect to the  
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                      (a)                                                               (b)                                                             (c)                                                            (d) 
Fig. 4. Experimental results with 𝑚 = 3 and 𝑛 = 4 for DAB-based MMDAC. (a) SM output voltages in top stack. (b) Voltages and currents of top stack and bottom 
stack. (c) Secondary side transformer voltage and current. (d) SM capacitor voltages of top stack. 
 
                         (a)                                                               (b)                                                             (c)                                                            (d) 
Fig. 5. Experimental results with 𝑚 = 2 and 𝑛 = 4 for DAB-based MMDAC. (a) SM output voltages in top stack. (b) Voltages and currents of top stack and bottom 
stack. (c) Secondary side transformer voltage and current. (d) SM capacitor voltages of top stack. 
 
                      (a)                                                               (b)                                                             (c)                                                            (d) 
Fig. 6. Experimental results with 𝑚 = 3 and 𝑛 = 4 for LLC-based MMDAC. (a) SM output voltages in top stack. (b) Voltages and currents of top stack and bottom 
stack. (c) Secondary side transformer voltage and current. (d) SM capacitor voltages of top stack. 
 
                         (a)                                                               (b)                                                             (c)                                                            (d) 
Fig. 7. Experimental results with 𝑚 = 2 and 𝑛 = 4 for LLC-based MMDAC. (a) SM output voltages in top stack. (b) Voltages and currents of top stack and bottom 
stack. (c) Secondary side transformer voltage and current. (d) SM capacitor voltages of top stack. 
 
transformer voltage in Fig. 5(c) to control the current flow. 
However, the existence of common factor of 2 for 𝑚 and 𝑛 in 
this case removes the inherent balance capability between all 
SM capacitor voltages. The average SM capacitor voltages 
shown in the Fig. 5(d) validate the theoretical analysis in (13) 
and the voltage difference observed between SM capacitors is 
around 30% of their individual average voltage. 
The prototype of DAB-based MMDAC can be readily 
modified to become an LLC-based MMDAC. All circuit 
parameters remain the same as in Table I but a resonant 
capacitor (𝐶𝑟 = 0.824 𝑢𝐹) is inserted between the phase midpoint 
and transformer primary winding, as the connection in Fig. 1.  
Experimental results for operation with 𝑚 = 3 and 𝑛 = 4 are 
shown in Fig. 6. The switching sequence and switching 
frequency, shown in Fig. 6(a), are the same with those in Fig. 
4(a) for DAB-based MMDAC. The generated stack voltage in 
Fig. 6(b) excites the resonance between arm inductor and 
resonant capacitor, and the resonant current goes through 
transformer, shown in Fig. 6(c), before the rectification back to 
dc. Because 𝑚 and 𝑛 are co-prime, all the average SM capacitor 
voltages have been inherently balanced at 100 V in Fig. 6(d), 
which further validates the theoretical analysis in (11). The base 
frequency for internal ac stage can be freely adjusted around the 
resonant frequency to control the voltage as in the classic LLC 
circuit and it is not constrained by the inherent balance 
condition. In this case, the base frequency was 3 kHz and the 
resonant frequency was 2.87 kHz.   
Experimental results for operation with 𝑚 = 2 and 𝑛 = 4 are 
recorded in Fig. 7. The switching sequence and switching 
frequency in Fig. 7(a) are also the same with those in Fig. 5(a). 
The generated stack voltage in Fig. 7(b) still excites the 
resonant operation, and the resonant current trough transformer 
in this operation case is shown in Fig. 7(c). Because 𝑚 and 𝑛 are 
not co-prime, this LLC-based MMDAC also loses the inherent 
voltage balance capability as expected, shown in Fig. 7(d). 
 
V. FULL-SCALE SIMULATION VERIFICATION  
 
To verify that the analysis and the balance criterion remain   
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                      (a)                                                               (b)                                                             (c)                                                            (d) 
Fig. 8. Simulation results with 𝑚 = 3 and 𝑛 = 4 for DAB-based MMDAC. (a) SM output voltages in top stack. (b) Voltages and currents of top stack and bottom 
stack. (c) Secondary side transformer voltage and current. (d) SM capacitor voltages of top stack. 
 
                         (a)                                                               (b)                                                             (c)                                                            (d) 
Fig. 9. Simulation results with 𝑚 = 2 and 𝑛 = 4 for DAB-based MMDAC. (a) SM output voltages in top stack. (b) Voltages and currents of top stack and bottom 
stack. (c) Secondary side transformer voltage and current. (d) SM capacitor voltages of top stack. 
 
valid beyond the down-scaled prototype, a simulation model of 
DAB-based MMDAC was built for a full-scale medium voltage 
dc application with the parameters shown in Table II. The SM 
capacitances were set with 10% variation to reflect 
manufacturing tolerances. 
TABLE II.  
FULL-SCALED SIMULATION PARAMETERS 
Parameter Description Value 
𝑃 Power Range 0–±300 kW 
2𝑉𝑀 Medium-side Terminal Voltage 11 kV 
𝑉𝐿 Minimum Low-side Terminal Voltage 310 V 
𝐶𝑆𝑀𝑇  𝐶𝑆𝑀𝐵 DC Link Capacitance 550 µF 
𝐿𝑇 𝐿𝐵 Arm Inductance 0.98 mH 
𝐿𝑚 Magnetizing Inductance 460 mH 
𝑟𝑇 Transformer Turns-ratio 5:2 
𝑓𝐵𝐶 Base Frequency, AC-stage Frequency   3 kHz 
𝑛 SM Number per stack 4 
𝐶𝑆𝑀𝑗  SM Capacitance 
500 µF with 
10% variation 
𝑆 Power Switches  FF450R33T3E3 
 
Simulation results for 𝑚 = 3 and 𝑛 = 4 are presented in Fig. 
8. The switching sequence for each SM, shown in Fig. 8(a), is 
identical to that in Fig. 4(a). The generated stack voltages in 
Fig. 8(b) work with the transformer voltage in Fig. 8(c) and 
their phase-shift angle 𝜑  can be also utilized to control the 
power flow between MVDC side and LVDC side. Since 𝑚 and 
𝑛  are co-prime, the average SM capacitor voltages are 
inherently balanced at 1.57 kV in Fig. 8(d), which also reaches 
good agreement with the results in (11). 
Simulation results for the contrasting example with 𝑚 = 2 
and 𝑛 = 4 are given in Fig. 9. The switching sequence in Fig. 
9(a) is identical to that in Fig. 5(a), and the stack voltages in 
Fig. 9(b) still work with the transformer voltage in Fig. 9(c). 
Due to the existence of common factor for 𝑚 and 𝑛 in this case, 
the SM capacitor voltages cannot be inherently balanced at one  
common value, which verifies the results in (13) again. 
 
Fig. 10. Inherent balance results in various operation cases. 
 
To further verify the criterion for inherent voltage balance, 
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to 7 are summarized in Fig. 10. It can be seen that the SM 
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total number of SMs in each stack of an MMDAC is chosen to 
be prime thereby guaranteeing that inherent balance capability 
is present for all the operation cases. 
The full-scale simulation results for the LLC-based MMDAC 
were also conducted by adding a resonant capacitor ( 𝐶𝑟 =
6.25 𝑢𝐹) to the model of the DAB-based MMDAC. The results 
are very similar to Fig. 8 to Fig. 10, which also verify the 
theoretical analysis and criterion. The detailed waveforms are 
not repeated here to keep the letter concise.     
 
VI. CONCLUSION 
 
This letter has presented fundamental analysis leading to 
clear criterion for the inherent balance capability of SM 
capacitor voltages in modular multilevel dc-ac-dc converters 
(MMDAC). A sufficient and necessary condition, with 
associated assumptions, to guarantee this capability in steady-
state operation was established. Using the mathematics of 
circulant matrices, this condition was equivalently simplified to 
a co-prime criterion which gives rise to practical guidance for 
the design of an MMDAC. It is recommended that a prime 
number is chosen for the total SM number in each stack because 
this guarantees that the inherent balance capability is present in 
all the operation cases. The experimental results on down-
scaled prototypes and simulation results on full-scale examples 
both verified the theoretical analysis and criterion for MMDAC. 
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